Physical Design (PnR Enginner)

Key Responsibilities:

Perform

floorplanning, placement, clock tree synthesis (CTS), routing, and optimization

for ASIC blocks. Use

Cadence iSpatial

to establish a

unified synthesis-to-place-and-route flow

f...