Get new jobs for this search by email
Sr. Design Verification Manager, Annapurna Labs
Amazon - Cupertino, California, United States, 95014 17 days ago
AWS Utility Computing (UC) provides product innovations that continue to set AWS’s services and features apart in the industry. As a member of the UC ...
More...
Staff Technical Program Manager, Physical Design
Tenstorrent Inc. - Santa Clara, CA, United States 1 days ago
This hybrid role is for a Technical Program Manager with a background in physical design. Tenstorrent has simultaneous projects active in the pursu...
More...
Staff Technical Program Manager, Physical Design
Tenstorrent Inc. - Santa Clara 3 days ago
This hybrid role is for a Technical Program Manager with a background in physical design. Tenstorrent has simultaneous projects active in the pursu...
More...
Staff Technical Program Manager, Physical Design
Tenstorrent Inc. - Santa Clara 3 days ago
This hybrid role is for a Technical Program Manager with a background in physical design. Tenstorrent has simultaneous projects active in the pursu...
More...
Staff Technical Program Manager, Physical Design
Tenstorrent Inc. - Santa Clara 21 hours ago
This hybrid role is for a Technical Program Manager with a background in physical design. Tenstorrent has simultaneous projects active in the pursuit ...
More...
Sr. Manager Digital Design-Mixed Signal IP
Advanced Micro Devices - San Jose, California, United States, 95123 2 days ago
WHAT YOU DO AT AMD CHANGES EVERYTHINGAre you the right candidate for this opportunity Make sure to read the full description below.
We care ...
More...
Design Manager Job at HRL Laboratories in Camarillo
HRL Laboratories - Camarillo, CA, United States, 93012 2 days ago
Based in Southern California with locations in Malibu, Calabasas, Westlake Village, and Camarillo; HRL has been on the leading edge of technology, co...
More...
Go to next pageMirafra Technologies - San Jose, CA, US
Work at Mirafra Technologies
Design Verification/ Responsibilities:
- Develop verification methodology and testbenches for digital and mixed-signal blocks
- Test plan, coverage analysis and closure for parallel link and SerDes IP blocks and on-chip interconnects
Basic Qualifications:
- BS, MS in Electrical Engineering, Computer Engineering, or related fields
- Experience:
- Local US lead is expected to have 10+ years of work experience in ASIC design verification
- Other engineers expected to have 2 to 5 years of work or academic experience in ASIC design verification
- History of assuming responsibility for a variety of technical tasks and completing projects independently
- Proficient in System Verilog, UVM testbench development for design verification of complex digital and PHY blocks (in AMS and WREAL modeling verification)
- Proficient in pre-synthesis, and post- place-and-route functional verification (NCSIM, VCS,
- ModelSim)
- Proficient in scripting or programming languages
- Experience working with version control software, such as Git
Preferred Qualifications:
- Experience working on digital designs with multiple clock domains and clock dividers
- Experience in verification of SerDes IP block interfaces in a complex SoC fabric environment
- Experience in verification of the PCS, PMA SerDes layers and internal SerDes digital backends
- Experience with verification of HBM memory interfaces (PHY and controller)
- Experience in formal model equivalence checking tools and verification methodology
Programming experience in Python
See details and apply
Lead Design Verification Job at Mirafra Technologies in San Jose
