Apple Inc.
Compiler Circuit Designer
Apple Inc. - Santa Clara, California, us, 95053
Work at Apple Inc.
Overview
- View job
Overview
As part of our Digital Design Engineering group, you’ll take imaginative and revolutionary ideas and determine how to turn them into reality. You will apply engineering fundamentals and start from scratch if needed, bringing visionary ideas to the real world. Join us, and you’ll help design the tools that allow us to bring customers experiences they’ve never before imagined. You will be part of an exciting silicon design group that is responsible for crafting innovative ASICs. We have an extraordinary opportunity for Compiler Circuit Design Engineers. This is a highly visible role at the heart of a processor design effort, making a critical impact delivering products to market quickly.
If you want to know about the requirements for this role, read on for all the relevant information. Description Imagine yourself at the center of our hardware development effort. In this role, on memory compiler, you will collaborate with compiler vendors and design teams. You will have the opportunity to integrate and come up with new ideas, as well as work with a team of dedicated engineers. You will work closely with compiler development and deployment to impact PPA of the end products. In this exciting role, you will perform the following: Drive the development of SRAM, register files and latch arrays to enable high performance and low power design. Have a comprehensive understanding of IC compilers that are available globally. Lead the SRAM compiler IP requirements to Vendors and the internal IP teams. Understand the complete spectrum of design flow, DFT and testing aspects of the compiler IPs. Work with the logic/architecture team to capture specifications of SRAM/Reg files/Latch arrays and drive the implementation. Minimum Qualifications
BS and a minimum of 10 years of relevant industry experience. Preferred Qualifications
We are looking for applicants with at least 5+ years of circuit design experience. Expertise in developing high-performance low power circuit design and SRAM and register file arrays. Deep knowledge of industry standard circuit simulation and design tools, top-level integration tools. Experience in leading multi-functional teams by technical expertise and to present sophisticated technical topics to a multi-level audience. Proven understanding of device physics and process. Drive multi-functional team for failure analysis, corrective action implementation plan and yield bridge to a successful ramp & mass production. Exposure to ML based programming algorithms. Ability to provide automations for rapid and dynamic design needs. Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant.
#J-18808-Ljbffr
If you want to know about the requirements for this role, read on for all the relevant information. Description Imagine yourself at the center of our hardware development effort. In this role, on memory compiler, you will collaborate with compiler vendors and design teams. You will have the opportunity to integrate and come up with new ideas, as well as work with a team of dedicated engineers. You will work closely with compiler development and deployment to impact PPA of the end products. In this exciting role, you will perform the following: Drive the development of SRAM, register files and latch arrays to enable high performance and low power design. Have a comprehensive understanding of IC compilers that are available globally. Lead the SRAM compiler IP requirements to Vendors and the internal IP teams. Understand the complete spectrum of design flow, DFT and testing aspects of the compiler IPs. Work with the logic/architecture team to capture specifications of SRAM/Reg files/Latch arrays and drive the implementation. Minimum Qualifications
BS and a minimum of 10 years of relevant industry experience. Preferred Qualifications
We are looking for applicants with at least 5+ years of circuit design experience. Expertise in developing high-performance low power circuit design and SRAM and register file arrays. Deep knowledge of industry standard circuit simulation and design tools, top-level integration tools. Experience in leading multi-functional teams by technical expertise and to present sophisticated technical topics to a multi-level audience. Proven understanding of device physics and process. Drive multi-functional team for failure analysis, corrective action implementation plan and yield bridge to a successful ramp & mass production. Exposure to ML based programming algorithms. Ability to provide automations for rapid and dynamic design needs. Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant.
#J-18808-Ljbffr