Graphics Design Verification Engineer
Apple Inc. - Austin, Texas, United States, 78719![Apple Inc.](/api/image?src=https%3A%2F%2Fgeneral-board-default.s3.us-east-2.amazonaws.com%2Fpublic%2Fimages%2Fdesk-360x180.webp&w=640&q=75&f=webp)
Work at Apple Inc.
Overview
- Apply
Overview
In this highly visible role, you will be at the heart of the chip design effort collaborating with a variety of fields with critical impact in getting products to millions of customers quickly.
The Graphics Verification Engineer will be responsible for the pre-silicon RTL verification of blocks in low power embedded graphics cores. This includes deep understanding of the micro-architectural details of their block and how it works within the broader GPU design. A strong computer architecture background, preferably in graphics, and a solid foundation in verification methodology will be required to close testing coverage with high confidence.
Description
* Perform unit-level, subsystem, and top verification for logic blocks in graphics processing unit (GPU) designs. • Execute and provide status on test plan items. • Port legacy test bench components in Universal Verification Methodology (UVM) including checkers and monitors. • Develop unit-level test sequences and handle regressions. • Modifying and maintaining testbenches and BFMs. • Implementing stimulus and analyzing coverage. • Debug simulation and silicon GPU failures. • Work closely with design & micro-architecture teams to understand the functional goals of the design. • Scripting and software engineering.
Key Qualifications
* Familiar with Verilog.* Familiar with various HDL simulators and waveform viewers like IES, VCS, DVE, Verdi.* Familiar with Perl, Shell scripting, Makefiles, TCL.* Experience with low-level programming of complex computer systems in C, C++.* Excellent communication skills and ability to learn.* Good knowledge of Computer Architecture; graphics architecture is a plus.* Exposure with code repositories; Perforce is a strong plus.* Experience with verification language such as System Verilog/UVM/OVM is a plus.* Understanding of constrained random verification process, functional and code coverage, assertion methodology is a plus.
Education & Experience
We are looking for candidates with a minimum of BS + 0 years of relevant experience.
* Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.